Electronics Question Answers Competitive Exams Online MCQ

Electronics and Communication Engineering MCQ Questions Answers for competitive exams: This mock test having 15 question each, with four choices. On each click on answers system will tell you where the answers is correct or incorrect. You can view this Electronics and Communication Engineering test question details at the end of the quiz.

This Electronics questions answers are applicable for any kind of entrance exam or job related exam especially for P.O. GATE, IIT JAM and other placement examination. You practice as much as you can so gather knowledge of how to answers Electronics and Communication Engineering critical type papers in short time and this can be a big factor for cracking any exam.

Electronics and Communication Engineering (EC)

Congratulations - you have completed Electronics and Communication Engineering (EC).You scored %%SCORE%% out of %%TOTAL%%.Your performance has been rated as %%RATING%%
Your answers are highlighted below.
Question 1
The number of independent loops for a network with n nodes and b branches is
A
n — I
B
b—n
C
b — n + 1
D
independent of the number of nodes
Question 2
A lossless transmission Line having 502 characteristic impedance and length ƛ/4 is short circled at one end and connected to an ideal voltage source of 1 V at the other end. The current drawn from the voltage source is
A
0
B
0.02 A
C
D
none of these
Question 3
The p-type substrate in a conventional pn-j unction isolated integrated circuit should be connected to
A
nowhere, i.e. leave floating
B
a dc ground potential
C
the most positive potential available in the circuit
D
the most negative potential available in the circuit
Question 4
A pulse train can he daybed by a finite number of clock periods using
A
a serial-in serial-out shift register
B
a serial-in parallel-out shift register
C
a parallel-in serial-out shift register
D
a parallel-in parallel-out shift register
Question 5
The total number of memory accesses involved (inclusive of the op-code fetch) when an 8085 processor executes the ir6truction LDA 2003 is
A
1
B
2
C
3
D
4
Question 6
The trigonometric Fourier series of an even function of time does not have the
A
de term
B
cosine terms
C
sine terms
D
odd harmonic terms
Question 7
The Fourier transform of a real valued time signal has
A
odd symmetry
B
even symmetry
C
conjugate symmetry
D
no symmetry
Question 8
A rectangular pulse of duration T is applied to a filter matched to this input the output of the filter is a
A
Rectangular pulse of duration T
B
rectangular pulse of duration 2T
C
triangular pulse
D
sine function
Question 9
The image channel rejection in a super heterodyne receiver comes from
A
IF stages only
B
RF stages only
C
detector and RF stages only
D
detector RF, and IF stages
Question 10
A uniform plane wave in air is normally incident 2. On infinitely thick slab lithe refractive index of the glass slab is 1.5, and then the percentage of incident power that is reflected from the air-glass interface is
A
0%
B
4%
C
20%
D
100%
Question 11
In a bipolar transistor at room temperature, if the emitter current is doubled the voltage across its base-emitter junction
A
Doubles
B
halves
C
increases by about 20 mV
D
decreases by about 20 mV
Question 12
A cascade amplifier stage is equivalent to
A
a common emitter stage followed by a common base stage
B
a common base stage followed by an emitter follower
C
an emitter follower stage followed by a common base stage
D
a common base stage followed by a common emitter stage
Question 13
For a MOS capacitor fabricated on a p-type semiconductor, strong inversion occurs when
A
surface potential is equal to Fermi potential
B
surface potential is zero
C
Surface potential is negative and equal to Fermi potential in magnitude
D
surface potential is positive and equal to twice the Fermi potential
Question 14
Each coli of a static Random Access Memory contains
A
6 MOS transistors
B
4 MOS transistors and 2 capacitors
C
2 MOS transistors and 4 capacitors
D
1 MOS transistor and I capacitor
Question 15
A 2 bit binary multiplier can be implemented using
A
2 inputs ANDs only
B
2 input XORs and 4 input AND gates only
C
Two 2 inputs NORs and one XNOR gate
D
XOR gates and shift registers
Once you are finished, click the button below. Any items you have not completed will be marked incorrect. Get Results
There are 15 questions to complete.



{{ reviewsOverall }} / 5 Users (0 votes)
Rating
What people asked Leave your query
Order by:

Be the first to leave a review.

User AvatarUser Avatar
Verified
{{{review.rating_comment | nl2br}}}

Show more
{{ pageNumber+1 }}
Leave your query